

13A2-H4

Discrete Optimization of EMI Filter Using a Genetic Algorithm

Moises Ferber^{*§}, Roberto Mrad^{*†‡}, Florent Morel^{*}, Christian Vollaire^{*}, Gael Pillonnet[†], Angelo Nagari[‡] and João A. Vasconcelos[§]

*University of Lyon, ECL

Ampere, CNRS UMR5005, 36 avenue Guy de Collongue, 69134 Ecully, France

email: moisesferber@gmail.com

[†]University of Lyon, CPE

INL, CNRS UMR5270, 43 bd de 11 Novembre 1918, 69616 Villeurbanne, France

[‡]Analog MEMS Sensors (AMS)

ST Microelectronics, Grenoble, France

email: roberto.mrad@st.com

[§]Laboratorio de Computação Evolucionaria

Universidade Federal de Minas Gerais, Belo Horizonte, Brazil

Abstract—A discrete optimization using a genetic algorithm (GA) for electromagnetic interference (EMI) fler design is presented in this paper. Using a macro-model in the frequency domain this approach takes into account the load impedance and the source emissions. The macro-model includes an accurate flter model that takes into account the PCB stray elements and the passive components high frequency complex behavior. A framework between on two software is established. This framework permits a data exchange between the flter accurate model and the GA algorithm. This approach is applied on a Class-D amplif cation system for validation. Using the suppliers well-def ned surface mounted devices (SMD) database, the GA search for a set of components that respects the Electromagnetic Compatibility limits while reducing the flter power losses.

Index Terms—Discrete optimization, Electromagnetic compatibility, Filter design, Genetic algorithms, Class-D amplif er.

I. INTRODUCTION

Nowadays, smart-phones became very complex systems that include numerous applications for everyday use, and reducing their power consumption is a major challenge to increase the device autonomy. With an eff ciency around 90%, Class-D audio amplif ers present a good solution for the hands-free audio applications. A Class-D amplif er is a switching device composed by a switching power stage controlled by Pulse Width Modulation (PWM). With a switching frequency around 400 kHz, a rise/fall time around 10ns and delivering a current up to 1 A peaks, a Class-D amplif er is a serious source of Electromagnetic Interference (EMI) in portable cell-phones. Thus, EMI f lters are mandatory to protect the surrounding electronics from the high disturbance level.

EMI flters are added in order to improve the Electromagnetic Compatibility (EMC) of the system. Designing the EMI flters can be very challenging because their performance highly depend of the parasitic components. Moreover, these flters have an impact of the f nal application which is often undesirable. In the case of Class-D amplifers, EMI flters are able to increase the power losses in the amplifer and attenuate the amplitude of the audio signal at the load. These negative effect are rarely taken into account while designing an EMI f lter.

Some EMC experts rely on the experience to design the EMI flter. Other designers refer to the classical flter design methodology which consists of determining the required attenuation of conducted emissions relative to a given EMI standard or system specification, then computing the values of inductances and capacitances analytically for a given topology [1], [2]. These procedures may lead to sub-optimal solutions for goals such as volume, area or electrical consumption. Thus, the flter design formulated as an optimization problem can be advantageous.

A continuous optimization has been applied to EMI flter design for power electronics [3]–[5], for aerospace applications [6], [7] and for signal processing [8]. However, in integrated micro electronic applications such as mobile phones, continuous optimization is less adapted. Passive flters in this case are constituted of surface mounted devices (SMD). SMD passive components have a well def ned nominal values available in the market. Components nominal values given by a continuous optimization are most of the time not available among suppliers.

The number of available components in the market considering all suppliers is very high. For instance, a flter of 5 elements and 1000 components per element, which is a fairly small problem, corresponds to a discrete design space of size $(10^3)^5 = 10^{15}$. Considering that each function evaluation takes about 10s, the time required for an exhaustive search would be of the order of hundreds of millions of years. This fact strongly motivates the use of optimization.

Previous work such as [9]–[13], neglect or give less importance to the parasitic effects of components and printed circuit board (PCB) tracks. Nevertheless, this part is essential in high frequency EMI modeling. In [14], the equivalent series



Fig. 1. Amplif cation system block diagram.

resistance, capacitance and inductance of SMD components are modeled with lumped circuit elements as an attempt to increase accuracy in EMC analysis and optimization. However, there's no simple expression that links these parasitic effects to the component nominal value.

This paper proposes a flter design based on discrete optimization by Genetic Algorithms (GA) and a system model based on three different approaches. The f rst approach is a system macro-modeling technique presented in [15], [16] that takes into account the system imperfection, the source emissions and the load impedance for Electromagnetic (EM) emission computation. The second approach is the flter model which is implemented in Advanced System Design (ADS) software. It takes into account most of the flter imperfections such as the Printed Circuit Board (PCB) layout and PCB stray components. The third approach is a library of ADS models for SMD passive components provided by the supplier. The optimization loop is implemented in MATLAB and it is used to search for a set of components among suppliers libraries that minimizes the optimization objectives.

Section II presents the used modeling approach. Section III explains the optimization methodology. Section IV presents the application on a Class-D amplif cation system. Finally, section V conclude by resuming the basic ideas of this paper.

II. EMI MODELING

The frequency model presented in [15], [16] has been used for system modeling. This model is chosen mainly because it deals with differential systems such as the integrated Class-D amplifers. This approach is particularly interesting to study the flter in the f nal application, according to a specific EMI source and load with a good accuracy at high frequencies. In addition, this model has a short simulation time. Thus, this model integrated in an optimization loop, can be used to EMI flter design by optimization.

A. Modeling approach

The considered approach consists on decomposing the system into functional blocks, as shown for the case of a Class-D amplifer in Fig. 1. The flter and the load are modeled by impedance matrices and the amplifer is modeled by electric sources and an impedance matrix, that correspond to the converter output impedance. However, in this case the converter output impedance is negligible and it has been proved in [15]. The load impedance matrix can be measured or simulated. In this work, it has been measured using an impedance analyser. The modeling approach proposes three different methods (impedance matrix, vector network analyser

or simulation) to determine the f lter impedance matrix. In this paper the simulation method is the most interesting since the main purpose is the f lter optimization before construction.

B. Filter model

The flter high frequency behavior depends on the flter parasitic stray elements. Therefore, a f xed flter topology has been implemented in Advanced Design System (ADS) [17]. The model includes the flter layout design and all the PCB physical characteristics. Thus, the stray elements related to the flter layout such as track impedances are taken into account. In the flter model, the SMD components have been replaced by their dedicated model for ADS which is provided by the suppliers. Hence, the passive components stray elements related to the technology and the packaging of each component is taken into account. Finally, ADS generate an impedance matrix including most of the flter stray elements and imperfections for more accuracy at high frequencies. This impedance matrix is used in the macro-modeling presented in the previous sub-section.

C. Currents and voltages computation

Using the impedance matrices and the converter output voltages in the frequency domain, the current and voltages at all the system nodes can be computed. Note that the converter output voltages must be measured in the time domain then converted to the frequency domain by a Fast Fourier Transformation (FFT) to conserve a correct phase at all the frequencies. The modeling and the calculation details are not presented in this paper for the sake of simplicity, but they can be found in [15], [16]. The computation generates vectors of currents or voltages on each frequency from the considered frequency vector, to be used in the flter optimization algorithm.

III. METHODOLOGY

Designing an EMI flter can be summarized by two major steps:

- determine a flter topology,
- choose the components.

Generally, the flter structure can be found by using common structures in the literature, or in some cases, complex design can be done following the specif cations of the application itself. Here, the EMI flter topology and component values found in the literature for Class-D amplifers has been used as a reference [18]. The flter topology is presented in Fig. 2 and the component values are presented in Table I. With a f xed topology, the challenge in the optimization becomes the choice of the components from the supplier's libraries, in order to increase the eff ciency of the flter.

SMD suppliers provide models for SMD components classif ed in libraries and dedicated to ADS. Two different libraries have been utilized for this case of study. The f rst is muRata's library for SMD capacitors (718 capacitors). The second one is TDK library for SMD inductors (8 inductors). These libraries have already been sorted based on constraints of minimum supported current by inductors, maximum supported voltage



Fig. 2. Filter topology.

TABLE I	
FILTER COMPONENTS	VALUES.

L_1, L_2	$15\mu H$	Ref TDK: CLF7045T-150M
C_{1}, C_{2}	$0.033 \mu F$	Ref muRata: GRM155R61A683KA01
C_4, C_5	$0.068 \mu F$	Ref muRata: GRM155R61A683KA01
C_3	$0.15 \mu F$	Ref muRata: GRM155R61A154KE19
R_1, R_2	22Ω	no particular supplier considered

by capacitors and the component footprint size. In MATLAB enviroment, a genetic optimization algorithm was implemented and a correspondent database of SMD components was created. Then, a framework of data exchange between MATLAB and Agilent ADS was developed. The process is described as follows:

- 1) a MATLAB script generates an Agilent ADS netlist fle containing indexes of components in a previously installed supplier database (inductors, capacitors and resistors),
- 2) a command invokes ADS to simulate the netlist created,
- 3) ADS reads the netlist and executes a simulation,
- 4) An output f le containing the Z-parameters of the f lter is created,
- 5) a MATLAB script reads the f le created by ADS.

In order to designing a high quality EMI flter, the flter optimization should focus on the following aspects:

- do not exceed the EMI limits defined by the user
- minimize the flter power losses
- respect a maximum area on the PCB
- keep a minimum level of audio attenuation at the speaker level

Therefore, based on the system requirements and optimization expertise, the formulation of the optimization is made as follow.

First, minimizing the power losses introduced by the f lter is set as the optimization objective. Second, the EMI, the area on PCB and the audio attenuation criteria are set as constraints. The output current spectrum of the optimized f lter must not exceed the one when using the reference f lter. The component footprints are f xed as the same ones as the reference f lter. The reason is to keep the same PCB layout of the original f lter. Finally, the audio signal at the load should not be attenuated more then 2.5 % when compared to the one when no f lter is used. Note that the constraints are introduced as penalties in the objective function which is given by (1).

$$Obj = Min(P_{losses} + EMI_{penalty} + Audio_{penalty}) \quad (1)$$



Fig. 3. Convergence of Optimization loop.

 P_{losses} is the flter power losses and is given by the following expression:

$$P_{losses} = P_{Class-D} + P_{FL} - P_{Audio} \tag{2}$$

where $P_{Class-D}$ is the power losses inside the Class-D amplifer, P_{FL} is the active power of the flter and load together, which is seen by the Class-D amplifer, and P_{Audio} is the audio delivered power. $P_{Class-D}$, P_{FL} and P_{Audio} are computed directly in the frequency domain by the following three expressions respectively.

$$P_{Class-D} = R_{ds-on} * (I_{IN1-rms}^2 + I_{IN2-rms}^2)$$
(3)

$$P_{FL} = Re(V_{IN1} * I_{IN1}^*) + Re(V_{IN2} * I_{IN2}^*)$$
(4)

$$P_{Audio} = Re((V_{Audio}) * (I_{Audio})^*)$$
(5)

where R_{ds-on} is the internal resistance of the Class-D amplifer, V_{IN1} and V_{IN2} are the amplifer input voltages, I_{IN1} and I_{IN2} are the amplifer input currents, V_{Audio} is equal to $V_{OUT1} - V_{OUT2}$ at the audio frequency and I_{Audio} is equal to I_{OUT1} (or $-I_{OUT2}$) at the audio frequency.

IV. APPLICATION

The methodology described in the last section has been applied to the design of an EMC flter, with the topology shown in Fig. 2. The problem consists of choosing the components R_1 , L_1 , C_1 , C_3 and C_5 , knowing that by symmetry, R_2 , L_2 , C_2 and C_4 are automatically chosen.

The optimization algorithm used was a discrete version of the GA's native implementation in MATLAB. Five executions of the optimization were performed, leading to similar results, which are shown in Fig. 3.

Note in Fig. 3, that the reference f lter, the optimized f lter after 25 generations and the no-f lter case have power



Fig. 4. Comparison of current spectra IOUT1



Fig. 5. Comparison of Power

losses of around 15mW, 2.5mW and 2mW respectively. This means that the optimized flter has approximately 6 times less power losses than the reference flter, for the same EMI level and components area. Moreover, the optimized flter's losses approached the no flter case, which, from the designer point of view, means introducing an extra passive component without increasing signif cantly the power losses.

In Fig. 4, the current spectra for the cases no f lter, reference f lter and optimized f lter is presented. Note that, the optimized f lter is slightly better in EMC than the reference f lter, even though this was a constraint and not an objective.

Fig. 5 presents a power analysis, describing each contribution of expressions (3), (4) and (5) to the total losses. Note that the power losses in the Class-D amplifer are negligible compared to the losses in the flter. This fact motivates a more careful choice of flter components for higher eff ciency.

In Table II, it is shown the optimized components list.

V. CONCLUSION

In this paper, an EMC flter design by discrete optimization was presented. A comparison of the optimized flter and a reference flter showed, for the considered application, that the optimization methodology proposed a flter with around 6 times less power losses than the reference, with the same EMI behavior and PCB area. Thus, the relevance of the proposed method became evident. Moreover, at the end of the optimization loop, the designer is able to order the optimized components directly, since the result of the method is an optimized list of components. This will be the future work for an experimental validation.

 TABLE II

 Optimized Filter component values.

L_1, L_2	$22\mu H$	Ref TDK: CLF7045T-220M
C_{1}, C_{2}	$0.47 \mu F$	Ref muRata: GRM155R60J474KE19
C_{4}, C_{5}	1.2pF	Ref muRata: GRM1535C1H1R2CDD5
C_3	$0.1 \mu F$	Ref muRata: GRM155R61H104KE19
R_1, R_2	1.6Ω	no particular supplier considered

REFERENCES

- C. Jettanasen and A. Ngaopitakkul, "Reduction of Common-Mode Conducted Noise Emissions in PWM Inverter-fed AC Motor Drive Systems using Optimized Passive EMI Filter," in *American Institute of Physics Conference Series*, ser. American Institute of Physics Conference Series, vol. 1285, Oct. 2010, pp. 450–460.
- [2] J. Kotny, T. Duquesne, and N. Idir, "EMI Filter design using high frequency models of the passive components," in *Signal Propagation* on Interconnects (SPI), 2011 15th IEEE Workshop on, may 2011, pp. 143-146.
- [3] L. Gerbaud, B. Toure, J.-L. Schanen, and J.-P. Carayon, "Modelling process and optimization of EMC f lters for power electronics applications," *COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering*, vol. 31, no. 3, pp. 747 – 763, 2012.
- [4] K. Raggl, T. Nussbaumer, and J. Kolar, "Model based optimization of EMC input flters," in *Control and Modeling for Power Electronics*, 2008. COMPEL 2008. 11th Workshop on, aug. 2008, pp. 1 –6.
- [5] Y. Poire, O. Maurice, M. Ramdani, M. Drissi, and A. Sauvage, "SMPS Tools for EMI Filter Optimization," in *Electromagnetic Compatibility*, 2007. EMC Zurich 2007. 18th International Zurich Symposium on, sept. 2007, pp. 505 –508.
- [6] A. Griffo and J. Wang, "Design optimization of passive DC flters for aerospace applications," in *Power Electronics, Machines and Drives* (*PEMD 2010*), 5th IET International Conference on, april 2010, pp. 1-6.
- [7] F. Barruel, J. Schanen, and N. Retiere, "Volumetric optimization of passive flter for power electronics input stage in the more electrical aircraft," in *Power Electronics Specialists Conference, 2004. PESC 04.* 2004 IEEE 35th Annual, vol. 1, june 2004, pp. 433 – 438 Vol.1.
- [8] S. Dhabal and P. Venkateswaran, "An Efficient Nonuniform Cosine Modulated Filter Bank Design Using Simulated Annealing," *Journal of Signal and Information Processing*, vol. 3, no. 3, pp. 330–338, 2012.
- [9] M. Caponet, F. Profumo, and A. Tenconi, "EMI filters design for power electronics," in *Power Electronics Specialists Conference*, 2002. pesc 02. 2002 IEEE 33rd Annual, vol. 4, 2002, pp. 2027 – 2032.
- [10] J. Le Bunetel, D. Gonzalez, A. Arias, and J. Gago, "A case study of design improvement based on EMI simulation," in *Compatibility in Power Electronics*, 2007. CPE '07, 29 2007-june 1 2007, pp. 1 –4.
- [11] S. Busquets-Monge, J.-C. Crebier, S. Ragon, E. Hertz, D. Boroyevich, Z. Gurdal, M. Arpilliere, and D. Lindner, "Design of a boost power factor correction converter using optimization techniques," *Power Electronics, IEEE Transactions on*, vol. 19, no. 6, pp. 1388 – 1396, nov. 2004.
- [12] S. Mandray, J.-M. Guichon, J.-L. Schanen, S. Vieillard, and A. Bouzourene, "Automatic layout optimization of a double sided power module regarding Thermal and EMC constraints," in *Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE*, sept. 2009, pp. 1046 –1051.
- [13] M. Ali, E. Labouré, F. Costa, and B. Revol, "Design of a Hybrid Integrated EMC Filter for a DC-DC Power Converter," *Power Electronics, IEEE Transactions on*, vol. 27, no. 11, pp. 4380 –4390, nov. 2012.
 [14] Á. Leibinger and Á. Hajdu, "Proposal for scalable models in EMC
- [14] A. Leibinger and A. Hajdu, "Proposal for scalable models in EMC simulation," Advances in Radio Science, vol. 9, pp. 329–334, Aug. 2011.
- [15] R. Mrad, F. Morel, G. Pillonnet, C. Vollaire, P. Lombard, and A. Nagari, "N-conductor passive circuit modeling for power converter current prediction and emi aspect," *Electromagnetic Compatibility, IEEE Transactions on*, vol. PP, no. 99, pp. 1–9, 2013, (In Press).
- [16] R. Mrad, F. Morel, G. Pillonnet, C. Vollaire, and A. Nagari, "Integrated class-d audio amplif er virtual test for output emi f lter performance," in *Ph.D. Research in Microelectronics and Electronics (PRIME), 2013 9th Conference on*, 2013, (In Press).
- [17] [Online]. Available: http://www.home.agilent.com/
- [18] "MAXIM : MAX9700B Evaluation Kit," accessed: 08/01/2012.